



	U	K1	Document ID	Issue Date	Pages	Inventor	Title	Current OR	Current XR
1	<input type="checkbox"/>	P	US 20020054309 A1	20020509	10	Rao, Pochiraju Srinivas	Sub-banding of display list and video buffer for page rendering in a digital signal processor	358/1.9	
2	<input type="checkbox"/>	P	US 20030056075 A	20030320	11	JEHL, T J et al.	Data storage/access device for embedded processing system, has single memory array which is partitioned into cache memory and shared		
3	<input type="checkbox"/>	P	US 6370622 B1	20020409	31	Chiou; Derek et al.	Method and apparatus for curious and column caching	711/146	711/119;
4	<input type="checkbox"/>	P	US 6484237 B1	20021119	22	Agarwala; Sanjive et al.	Unified multilevel memory system architecture which supports both cache and addressable SRAM	711/122	711/129;
5	<input type="checkbox"/>	P	US 6535958 B1	20030318	22	Fuoco; Charles L. et al.	Multilevel cache system coherence with memory selectively configured	711/122	711/129;
6	<input type="checkbox"/>	P	US 6606686 B1	20030812	17	Agarwala; Sanjive et al.	Unified memory system architecture including cache and directly addressable static random access memory	711/129	711/122;
7	<input type="checkbox"/>	P	US 7050191 B2	20060523	9	Rao; Pochiraju Srinivas	Sub-banding of display list and video buffer for page rendering in a digital signal processor	358/1.16	358/1.15;

BRS form IS&R form Hit Details

NUM

Ready